

General Description

The MAX13101E/MAX13102E/MAX13103E/MAX13108E 16-bit bidirectional CMOS logic-level translators provide the level shifting necessary to allow data transfer in multivoltage systems. These devices are inherently bidirectional due to their design and do not require the use of a direction input. Externally applied voltages, V_{CC} and V_L, set the logic levels on either side of the devices. Logic signals present on the V_L side of the device appear as a higher voltage logic signal on the V_{CC} side of the device, and vice-versa.

The MAX13101E/MAX13102E/MAX13103E feature an enable input (EN) that, when low, reduces the V_{CC} and V_L supply currents to less than 2µA. The MAX13108E features a multiplexing input (MULT) that selects one byte between the two, thus allowing multiplexing of the signals. The MAX13101E/MAX13102E/MAX13103E/MAX13108E have ±15kV ESD protection on the I/O V_{CC} side for greater protection in applications that route signals externally. Three different output configurations are available during shutdown, allowing the I/O on the V_{CC} side or the V_L side to be put in a high-impedance state or pulled to ground through an internal $6k\Omega$ resistor.

The MAX13101E/MAX13102E/MAX13103E/MAX13108E accept V_{CC} voltages from +1.65V to +5.5V and V_L voltages from +1.2V to V_{CC}, making them ideal for data transfer between low-voltage ASICs/PLDs and higher voltage systems. The MAX13101E/MAX13102E/MAX13103E/MAX13108E are available in 36-bump WLP and 40-pin TQFN packages, and operate over the extended -40°C to +85°C temperature range. See the Ordering Information.

Applications

CMOS Logic-LevelPDAsTranslationDigital Still CamerasPortable EquipmentSmart PhonesCell PhonesCell Phones

Features

- Wide Supply Voltage Range V_{CC} Range of 1.65V to 5.5V V_L Range of 1.2V to V_{CC}
- ESD Protection on I/O V_{CC} Lines ±15kV Human Body Model
- Up to 20Mbps Throughput
- ♦ Low 0.03µA Typical Quiescent Current
- ♦ WLP and TQFN Packages





Typical Operating Circuit appears at end of data sheet.

Ordering Information/Selector Guide

PART	PIN-PACKAGE	DATA RATE (Mbps)	I/O V _L STATE DURING SHUTDOWN	I/O V _{CC} STATE DURING SHUTDOWN	MULTIPLEXER FEATURE
MAX13101EETL+	40 TQFN-EP* 5mm x 5mm x 0.8mm	20	High impedance	$6 k\Omega$ to GND	No

Note: All devices are specified over the -40°C to +85°C operating temperature range.

+Denotes a lead-free/RoHS-compliant package.

*EP = Exposed pad.

Ordering Information/Selector Guide continued at end of data sheet.

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maximintegrated.com.

ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to GND.)

Vcc		0.3V to +6V
		-0.3V to +6V
		0.3V to (V _{CC} + 0.3V)
$I/O V_L$		-0.3V to (V _L + 0.3V)
		0.3V to +6V
Short-C	Circuit Duration I/O V _L , I/O	V _{CC} to GNDContinuous
		7000)

Continuous Power Dissipation ($T_A = +70^{\circ}C$)

36-Bump WLP (derate 17.0mW/°C above +70°C).....1361mW 40-Pin TQFN (derate 35.7mW/°C above +70°C)......2857mW

Operating Temperature Range	40°C to +85°C
Maximum Junction Temperature	+150°C
Storage Temperature Range	
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +1.65V \text{ to } +5.5V, V_L = +1.2V \text{ to } V_{CC}, \text{ EN} = V_L (MAX13101E/MAX13102E/MAX13103E), MULT = V_L or GND (MAX13108E), T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted}. Typical values are at V_{CC} = +1.65V, V_L = +1.2V, T_A = +25^{\circ}C.) (Notes 1, 2)$

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
POWER SUPPLIES						
V _L Supply Range	VL		1.2		V _{CC}	V
V _{CC} Supply Range	V _{CC}		1.65		5.50	V
Supply Current from V _{CC}	Ιανοο	I/O V _{CC} = GND, I/O V _L = GND or I/O V _{CC} = V _{CC} , I/O V _L = V _L , EN = V _L , MULT = GND or V _L		0.03	10	μA
Supply Current from VL	IQVL	$\label{eq:VCC_state} \begin{array}{l} \mbox{I/O} \ \mbox{V}_{CC_} = \mbox{GND}, \ \mbox{I/O} \ \ \mbox{V}_{L_} = \mbox{GND} \\ \mbox{or} \ \ \mbox{I/O} \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$		0.03	20	μA
V _{CC} Shutdown Supply Current	ISHDN-VCC	$T_A = +25^{\circ}C, EN = GND, I/O V_{CC_{-}} = GND, I/O V_{L_{-}} = GND, MAX13101E/MAX13102E/MAX13103E$		0.03	1	μA
V _L Shutdown Supply Current	ISHDN-VL	$T_A = +25^{\circ}C, EN = GND, I/O V_{CC_} = GND, I/O V_{L_} = GND, MAX13101E/MAX13102E/MAX13103E$		0.03	2	μA
		T _A = +25°C, EN = GND, MAX13102E/MAX13103E		0.02	1	
I/O V _{CC} _ Tri-State Output Leakage Current		$T_A = +25^{\circ}C, MULT = GND (I/O V_{CC}1 - I/O V_{CC}8)$ or MULT = V _L (I/O V _{CC} 9 - I/O V _{CC} 16) MAX13108E		0.02	1	μA
		T _A = +25°C, EN = GND, MAX13101E/ MAX13103E		0.02	1	
I/O VL_Tri-State Output Leakage Current		$T_A = +25^{\circ}C, MULT = GND (I/O V_L1 - I/O V_L8) \text{ or } MULT = V_L (I/OV_L9 - I/O V_L16) MAX13108E$		0.02	1	μA
I/O V _L _Pulldown Resistance During Shutdown		EN = GND, MAX13102E	4		10	kΩ

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +1.65V \text{ to } +5.5V, V_L = +1.2V \text{ to } V_{CC}, EN = V_L (MAX13101E/MAX13102E/MAX13103E), MULT = V_L or GND (MAX13108E), T_A = T_{MIN} \text{ to } T_{MAX}, unless otherwise noted. Typical values are at V_{CC} = +1.65V, V_L = +1.2V, T_A = +25^{\circ}C.) (Notes 1, 2)$

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
I/O V _{CC} _ Pulldown Resistance During Shutdown		EN = GND, MAX13101E	4		10	kΩ
EN or MULT Input Leakage Current		$T_A = +25^{\circ}C$			1	μA
LOGIC-LEVEL THRESHOLDS						
I/O V _{L _} Input-Voltage High Threshold	VIHL				2/3 x VL	V
I/O V _L _ Input-Voltage Low Threshold	VILL		1/3 x VL			V
I/O V _{CC} Input-Voltage High Threshold	VIHC				2/3 x V _{CC}	V
I/O V _{CC} _ Input-Voltage Low Threshold	VILC		1/3 x V _{CC}			V
EN, MULT Input-Voltage High Threshold	VIH-SHDN				V _L - 0.4	V
EN, MULT Input-Voltage Low Threshold	V _{IL-SHDN}		0.4			V
I/O V _L _ Output-Voltage High	VOHL	I/O VL _ source current = 20 μ A, I/O V _{CC} \geq VIHC	VL - 0.4			V
I/O VL_Output-Voltage Low	VOLL	I/O V _L sink current = 20 μ A, I/O V _{CC} \leq V _{ILC}			0.4	V
I/O V _{CC} _ Output-Voltage High	VOHC	I/O V _{CC} _source current = 20μ A, I/O V _L \geq V _{IHL}	V _{CC} - 0.4			V
I/O V _{CC} _ Output-Voltage Low	VOLC	I/O V _{CC} sink current = 20 μ A, I/O V _L \leq V _{ILL}			0.4	V
RISE/FALL-TIME ACCELERATOF	R STAGE					
Transition-Detect Threshold		I/O V _{CC} side		V _{CC} / 2		V
Transition-Detect Threshold		I/O V _L side		V _L / 2		V
Accelerator Pulse Duration		$V_L = 1.2V, V_{CC} = 1.65V$		20		ns
I/O VL_Output-Accelerator Sink		$V_{L} = 1.2V, V_{CC} = 1.65V$	60			Ω
Impedance		$V_L = 5V, V_{CC} = 5V$		5		22
I/O V _{CC} _ Output-Accelerator Sink		$V_L = 1.2V, V_{CC} = 1.65V$		15		Ω
Impedance		$V_L = 5V, V_{CC} = 5V$		5		22
I/O VL_ Output-Accelerator		$V_L = 1.2V, V_{CC} = 1.65V$		30		Ω
Source Impedance		$V_L = 5V, V_{CC} = 5V$		5		22
I/O V _{CC} _Output-Accelerator		$V_L = 1.2V, V_{CC} = 1.65V$	$V_{\rm L} = 1.2 {\rm V}, {\rm V}_{\rm CC} = 1.65 {\rm V}$ 20			Ω
Source Impedance		$V_L = 5V, V_{CC} = 5V$		7		22
ESD PROTECTION		1	I			
I/O V _{CC} _		Human Body Model		±15		kV

TIMING CHARACTERISTICS

 $(V_{CC} = +1.65V \text{ to } +5.5V, V_L = +1.2V \text{ to } V_{CC}, \text{ EN} = V_L (MAX13101E/MAX13102E/MAX13103E), MULT = V_L \text{ or GND (MAX13108E)}, T_A = T_{MIN} \text{ to } T_{MAX}$, unless otherwise noted. Typical values are at $V_{CC} = +1.65V$, $V_L = +1.2V$, $T_A = +25^{\circ}C$.) (Notes 1, 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
I/O VL_ Rise Time	t _{RVL}	$R_S = 50\Omega$, $C_{I/OVL} = 15pF$, $t_{RISE} \le 3ns$, (Figures 2a, 2b)			15	ns
I/O V _L Fall Time	t _{FVL}	$R_S = 50\Omega$, $C_{I/OVL} = 15pF$, $t_{FALL} \le 3ns$, (Figures 2a, 2b)			15	ns
I/O V _{CC} _ Rise Time	^t RVCC	$R_S = 50\Omega$, $C_{I/OVCC} = 50pF$, $t_{RISE} \le 3ns$, (Figures 1a, 1b)			15	ns
I/O V _{CC} _ Fall Time	^t FVCC	$R_S = 50\Omega$, $C_{I/OVCC} = 50pF$, $t_{FALL} \le 3ns$, (Figures 1a, 1b)			15	ns
Propagation Delay (Driving I/O V _{L _})	tpvl-vcc	$R_S = 50\Omega$, $C_{I/OVCC} = 50pF$, $t_{RISE} \le 3ns$, (Figures 1a, 1b)			20	ns
Propagation Delay (Driving I/O V _{CC_})	tpvcc-vl	$R_S = 50\Omega$, $C_{I/OVL} = 15pF$, $t_{RISE} \le 3ns$, (Figures 2a, 2b)			20	ns
Channel-to-Channel Skew	^t SKEW	$R_S = 50\Omega$, CI/OVCC_ = 50pF, CI/OVL_ = 15pF, t _{RISE} \leq 3ns			5	ns
Part-to-Part Skew	TPPSKEW	$ \begin{array}{l} R_{S} = 50\Omega, \ C_{I/OVCC_} = 50 pF, \ C_{I/OVL_} = \\ 15 pF, \ t_{RISE} \leq 3 ns, \ \Delta T_{A} = +20^{\circ} C \ (Notes \ 3, \ 4) \end{array} $			10	ns
Propagation Delay from I/O V_{L} to I/O V_{CC} After EN	ten-vcc	C _{I/OVCC} = 50pF (Figure 3)			1	μs
Propagation Delay from I/O V_{CC} to I/O V_{L} After EN	ten-vl	$C_{I/OVL_} = 15pF$ (Figure 4)			1	μs
Maximum Data Rate		$\begin{array}{l} R_{SOURCE} = 50 \Omega, \ C_{I/OVCC} = 50 \rho F, \\ C_{I/OVL} = 15 \rho F, \ t_{RISE} \leq 3 n s \end{array}$	20			Mbps

Note 1: All units are 100% production tested at $T_A = +25^{\circ}$ C. Limits over the operating temperature range are guaranteed by design and not production tested.

Note 2: For normal operation, ensure that $V_L < (V_{CC} + 0.3V)$. During power-up, $V_L > (V_{CC} + 0.3V)$ does not damage the device.

Note 3: V_{CC} from device 1 must equal V_{CC} of device 2. V_L from device 1 must equal V_L of device 2.

Note 4: Guaranteed by design, not production tested.



Test Circuits/Timing Diagrams



Figure 1a. Driving I/O VL



Figure 2a. Driving I/O V_{CC}_





Figure 2b. Timing for Driving I/O V_{CC}_

Test Circuits/Timing Diagrams (continued)



Figure 3. Propagation Delay from I/O VL_ to I/O VCC_ After EN



Figure 4. Propagation Delay from I/O V_{CC} to I/O V_{L} After EN

Typical Operating Characteristics





VL SUPPLY CURRENT vs. VL SUPPLY VOLTAGE (DRIVING I/O VCC_, VCC = 5.5V) 2500 DRIVING ONE I/O VCC



 $\label{eq:VCC} \begin{array}{l} \text{V}_{\text{CC}} \text{ SUPPLY CURRENT vs. } \text{V}_{\text{L}} \text{ SUPPLY VOLTAGE} \\ \text{ (DRIVING I/O V}_{\text{CC}_}, \text{V}_{\text{CC}} = 5.5\text{V}) \end{array}$



V_{CC} SUPPLY CURRENT vs. TEMPERATURE (DRIVING I/O V_{CC})



Typical Operating Characteristics (continued)

 $(V_{CC} = 3.3V, V_I = 1.8V, data rate = 20Mbps, T_A = +25^{\circ}C, unless otherwise noted.)$





PROPAGATION DELAY vs. CAPACITIVE LOAD ON I/O V_CC_ (DRIVING I/O V_L_)



Typical Operating Characteristics (continued)

($V_{CC} = 3.3V$, $V_L = 1.8V$, data rate = 20Mbps, $T_A = +25^{\circ}C$, unless otherwise noted.)





Pin Description—MAX13101E/MAX13102E/MAX13103E

P	PIN		FUNCTION
TQFN	WLP	NAME	FUNCTION
1, 21, 30	D6	GND	Ground
2	C2	I/O VL5	Input/Output 5. Referenced to VL.
3	A3	I/O VL6	Input/Output 6. Referenced to VL.
4	B3	$I/O V_L7$	Input/Output 7. Referenced to VL.
5	C3	I/O VL8	Input/Output 8. Referenced to VL.
6	A4	I/O VL9	Input/Output 9. Referenced to VL.
7	B4	I/O VL10	Input/Output 10. Referenced to VL.
8	C4	I/O VL11	Input/Output 11. Referenced to VL.
9	A5	I/O VL12	Input/Output 12. Referenced to VL.
10	C6	EN	Global Enable Input. Pull EN low for shutdown. Drive EN to V_{CC} or V_L for normal operation.
11	B5	I/O VL13	Input/Output 13. Referenced to V _L .
12	C5	I/O VL14	Input/Output 14. Referenced to VL.
13	A6	I/O VL15	Input/Output 15. Referenced to VL.
14	B6	I/O VL16	Input/Output 16. Referenced to VL.
15, 36	A1	VL	Logic Supply Voltage, +1.2V \leq V _L \leq V _{CC} . Bypass V _L to GND with a 0.1µF capacitor.
16, 35	F1	V _{CC}	V_{CC} Supply Voltage, +1.65V $\leq V_{CC} \leq$ +5.5V. Bypass V_{CC} to GND with a 0.1µF capacitor. For full ESD protection, connect a 1.0µF capacitor from V_{CC} to GND, located as close to the V_{CC} input as possible.
17	E6	I/O V _{CC} 16	Input/Output 16. Referenced to V _{CC} .
18	F6	I/O V _{CC} 15	Input/Output 15. Referenced to V _{CC} .

Pin Description—MAX13101E/MAX13102E/MAX13103E (continued)

PIN NAME			FUNCTION			
TQFN	WLP	NAME	FUNCTION			
19	D5	I/O V _{CC} 14	Input/Output 14. Referenced to V _{CC} .			
20	E5	I/O V _{CC} 13	Input/Output 13. Referenced to V _{CC} .			
22	F5	I/O V _{CC} 12	Input/Output 12. Referenced to V _{CC} .			
23	D4	I/O V _{CC} 11	Input/Output 11. Referenced to V _{CC} .			
24	E4	I/O V _{CC} 10	Input/Output 10. Referenced to V _{CC} .			
25	F4	I/O V _{CC} 9	Input/Output 9. Referenced to V _{CC} .			
26	D3	I/O V _{CC} 8	Input/Output 8. Referenced to V _{CC} .			
27	E3	I/O V _{CC} 7	Input/Output 7. Referenced to V _{CC} .			
28	F3	I/O V _{CC} 6	Input/Output 6. Referenced to V _{CC} .			
29	D2	I/O V _{CC} 5	Input/Output 5. Referenced to V _{CC} .			
31	E2	I/O V _{CC} 4	Input/Output 4. Referenced to V _{CC} .			
32	F2	I/O V _{CC} 3	Input/Output 3. Referenced to V _{CC} .			
33	D1	I/O V _{CC} 2	Input/Output 2. Referenced to V _{CC} .			
34	E1	I/O V _{CC} 1	Input/Output 1. Referenced to V _{CC} .			
37	B1	I/O VL1	Input/Output 1. Referenced to VL.			
38	C1	I/O VL2	Input/Output 2. Referenced to VL.			
39	A2	I/O VL3	Input/Output 3. Referenced to VL.			
40	B2	I/O VL4	Input/Output 4. Referenced to VL.			
	_	EP	Exposed Pad. Connect EP to GND.			

Pin Description—MAX13108E

PI	N	NAME	FUNCTION			
TQFN	WLP	INAME	Function			
1, 21, 30	D6	GND	Ground			
2	C2	I/O VL5	Input/Output 5. Referenced to VL.			
3	A3	I/O VL6	Input/Output 6. Referenced to VL.			
4	B3	I/O VL7	Input/Output 7. Referenced to VL.			
5	C3	I/O VL8	Input/Output 8. Referenced to VL.			
6	A4	I/O VL9	Input/Output 9. Referenced to VL.			
7	B4	I/O VL10	Input/Output 10. Referenced to VL.			
8	C4	I/O VL11	Input/Output 11. Referenced to VL.			
9	A5	I/O VL12	Input/Output 12. Referenced to VL.			

Pin Description—MAX13108E (continued)

P	PIN		FUNCTION	
TQFN	WLP	NAME	FUNCTION	
10	C6	MULT	Multiplexing Input. Drive MULT low to enable channels 9 to 16. Driving MULT low puts channels 1 to 8 into tri-state. Drive MULT to V_{CC} or V_L to enable channels 1 to 8. Driving MULT to V_{CC} or V_L puts channels 9 to 16 into tri-state.	
11	B5	I/O VL13	Input/Output 13. Referenced to V _L .	
12	C5	I/O VL14	Input/Output 14. Referenced to V _L .	
13	A6	I/O VL15	Input/Output 15. Referenced to V _L .	
14	B6	I/O VL16	Input/Output 16. Referenced to VL.	
15, 36	A1	VL	Logic Supply Voltage, +1.2V \leq V _L \leq V _{CC} . Bypass V _L to GND with a 0.1µF capacitor.	
16, 35	F1	V _{CC}	V_{CC} Supply Voltage, +1.65V $\leq V_{CC} \leq$ +5.5V. Bypass V_{CC} to GND with a 0.1µF capacitor. For full ESD protection, connect a 1.0µF capacitor from V_{CC} to GND, located as close to the V_{CC} input as possible.	
17	E6	I/O V _{CC} 16	Input/Output 16. Referenced to V _{CC} .	
18	F6	I/O V _{CC} 15	Input/Output 15. Referenced to V _{CC} .	
19	D5	I/O V _{CC} 14	Input/Output 14. Referenced to V _{CC} .	
20	E5	I/O V _{CC} 13	Input/Output 13. Referenced to V _{CC} .	
22	F5	I/O V _{CC} 12	Input/Output 12. Referenced to V _{CC} .	
23	D4	I/O V _{CC} 11	Input/Output 11. Referenced to V _{CC} .	
24	E4	I/O V _{CC} 10	Input/Output 10. Referenced to V _{CC} .	
25	F4	I/O V _{CC} 9	Input/Output 9. Referenced to V _{CC} .	
26	D3	I/O V _{CC} 8	Input/Output 8. Referenced to V _{CC} .	
27	E3	I/O V _{CC} 7	Input/Output 7. Referenced to V _{CC} .	
28	F3	I/O V _{CC} 6	Input/Output 6. Referenced to V _{CC} .	
29	D2	I/O V _{CC} 5	Input/Output 5. Referenced to V _{CC} .	
31	E2	I/O V _{CC} 4	Input/Output 4. Referenced to V _{CC} .	
32	F2	I/O V _{CC} 3	Input/Output 3. Referenced to V _{CC} .	
33	D1	I/O V _{CC} 2	Input/Output 2. Referenced to V _{CC} .	
34	E1	I/O V _{CC} 1	Input/Output 1. Referenced to V _{CC} .	
37	B1	$I/O V_L 1$	Input/Output 1. Referenced to VL.	
38	C1	1/0 V_2	Input/Output 2. Referenced to VL.	
39	A2	I/O VL3	Input/Output 3. Referenced to VL.	
40	B2	I/O VL4	Input/Output 4. Referenced to VL.	
		EP	Exposed Pad. Connect EP to GND.	





Functional Diagrams

Maxim Integrated

Detailed Description

The MAX13101E/MAX13102E/MAX13103E/MAX13108E logic-level translators provide the level shifting necessary to allow data transfer in a multivoltage system. Externally applied voltages, V_{CC} and V_L, set the logic levels on either side of the device. Logic signals present on the V_L side of the device appear as a higher voltage logic signal on the V_{CC} side of the device, and vice-versa. The MAX13101E/MAX13102E/MAX13103E/MAX13108E are bidirectional level translators allowing data translation in either direction (V_L ↔ V_{CC}) on any single data line. The MAX13101E/MAX13102E/MAX13102E/MAX13103E/MAX13108E accept V_L from +1.2V to V_{CC}. All devices have a V_{CC} range from +1.65V to +5.5V, making them ideal for data transfer between low-voltage ASICs/PLDs and higher voltage systems.

The MAX13101E/MAX13102E/MAX13103E feature an output enable mode that reduces V_{CC} supply current to less than 1µA, and V_L supply current to less than 2µA when in shutdown. The MAX13108E features a multiplexing input that selects one byte between the two, thus allowing multiplexing of the signals. The MAX13101E/MAX13102E/MAX13103E/MAX13108E have \pm 15kV ESD protection on the I/O V_{CC} side for greater protection in applications that route signals externally. The MAX13101E/MAX13102E/MAX13102E/MAX13103E/MAX13108E operate at a guaranteed data rate of 20Mbps. The maximum data rate depends heavily on the load capacitance (see the *Typical Operating Characteristics*) and the output impedance of the external driver.

Power-Supply Sequencing

For proper operation, ensure that +1.65V \leq V_{CC} \leq +5.5V, +1.2V \leq V_L \leq +5.5V, and V_L \leq V_{CC}. During power-up sequencing, V_L \geq V_{CC} does not damage the device. When V_{CC} is disconnected and V_L is powering up, up to 10mA of current can be sourced to each load on the V_L side, yet the device does not latch up. To guarantee that no excess leakage current flows and that the device does not interfere with the I/O on the V_L side, V_{CC} should be connected to GND with a max 50 Ω resistor when the V_{CC} supply is not present (Figure 5).

Input Driver Requirements

The MAX13101E/MAX13102E/MAX13103E/MAX13108E architecture is based on a one-shot accelerator output stage (Figure 6). Accelerator output stages are always in tri-state except when there is a transition on any of the translators on the input side, either I/O V_L or I/O V_{CC}. Then a short pulse is generated, during which the accelerator output stages become active and charge/discharge the capacitances at the I/Os. Due to



Figure 5. Recommended Circuit for Powering Down V_{CC}

the bidirectional nature, both input stages become active during the one-shot pulse. This can lead to some current feeding into the external source that is driving the translator. However, this behavior helps to speed up the transition on the driven side.

For proper full-speed operation, the output current of a device that drives the inputs of the MAX13101E/MAX13102E/MAX13103E/MAX13108E should meet the following requirement:

$$i > 10^8 \times V \times (C + 10 pF)$$

where, i is the driver output current, V is the logic-supply voltage (i.e., V_L or V_{CC}) and C is the parasitic capacitance of the signal line.

Enable Output Mode (EN)

The MAX13101E/MAX13102E/MAX13103E feature an enable input (EN) that, when driven low, places the device into shutdown mode. During shutdown, the MAX13101E I/O V_{CC} ports are pulled down to ground with internal $6k\Omega$ resistors and the I/O V_L ports enter tri-state. MAX13102E I/O V_{CC}_ lines enter tri-state and the I/OVL_ lines are pulled down to ground with internal $6k\Omega$ resistors. All I/O V_CC_ and I/O V_L_ lines on the MAX13103E enter tri-state while the device is in shutdown mode. During shutdown, the V_{CC} supply current reduces to less than 1μ A, and the V_L supply current reduces to less than 2µA. To guarantee minimum shutdown supply current, all I/O VL_ need to be driven to GND or VL, or pulled to GND or VL through 100k Ω resistors. All I/O V_{CC} need to be driven to GND or VCC, or pulled to GND or VCC through $100k\Omega$ resistors. Drive EN to logic-high (V_L or V_{CC}) for normal operation.



Figure 6. Simplified Diagram (1 I/O Line)

Multiplexing Input (MULT)

The MAX13108E features a multiplexing input (MULT) that enables 8 of the 16 channels and places the remaining 8 into tri-state. Figure 7 depicts a typical multiplexing configuration using the MAX13108E. Drive MULT high to enable I/O V_{CC}1 through I/O V_{CC}8 and I/O V_L1 through I/O V_L8. Driving MULT high sets I/O V_{CC}9 through I/O V_{CC}16 and I/O V_L9 through I/O V_C16 into tri-state. Drive MULT low to enable I/O V_{CC}9 through I/O V_{CC}16 and I/O V_L9 through I/O V_{CC}9 through I/O V_{CC}16 and I/O V_L9 through I/O V_CC16 and I/O V_L9 through I/O V_L16. Driving MULT low sets I/O V_{CC}1 through I/O V_{CC}8 and I/O V_L1 through I/O V_L8 into tri-state.

±15kV ESD Protection

As with all Maxim devices, ESD-protection structures are incorporated on all pins to protect against electrostatic discharges encountered during handling and assembly. The I/O V_{CC}_ lines have extra protection against static discharge. Maxim's engineers have developed state-of-the-art structures to protect these pins against ESD of ± 15 kV without damage. The ESD structures withstand high ESD in all states: normal operation, tri-state output mode, and powered down. After an ESD event, Maxim's E versions keep working without latchup, whereas competing products can latch and must be powered down to remove the latchup condition.

ESD protection can be tested in various ways. The I/O V_{CC} lines of the MAX13101E/ MAX13102E/ MAX13103E/MAX13108E are characterized for protection to \pm 15kV using the Human Body Model.



Figure 7. MAX13108E Multiplexing Configuration



Figure 8a. Human Body ESD Test Model

ESD Test Conditions

ESD performance depends on a variety of conditions. Contact Maxim for a reliability report that documents test setup, test methodology, and test results.

Human Body Model

Figure 8a shows the Human Body Model and Figure 8b shows the current waveform it generates when discharged into a low impedance. This model consists of a 100pF capacitor charged to the ESD voltage of interest, which is then discharged into the test device through a 1.5k Ω resistor.

Machine Model The Machine Model for ESD tests all pins using a 200pF storage capacitor and zero discharge resistance. Its objective is to emulate the stress caused by contact that occurs with handling and assembly during manufacturing. All pins require this protection during manufacturing, not just inputs and outputs. Therefore, after PC board assembly, the Machine Model is less relevant to I/O ports.



Figure 8b. Human Body Model Current Waveform

Applications Information

Power-Supply Decoupling

To reduce ripple and the chance of transmitting incorrect data, bypass V_L and V_{CC} to ground with 0.1µF capacitors. To ensure full ± 15 kV ESD protection, bypass V_{CC} to ground with a 1µF ceramic capacitor. Place all capacitors as close to the power-supply inputs as possible.

Capacitive Loading

Capacitive loading on the I/O lines impacts the rise time (and fall time) of the MAX13101E/MAX13102E/MAX13103E/MAX13108E when driving the signal lines. The actual rise time is a function of the parasitic capacitance, the supply voltage, and the drive impedance of the MAX13101E/MAX13102E/MAX13103E/MAX13108E. For proper operation, the signal must reach the V_{OH} as required before the rise-time accelerators turn off.

Ordering Information/Selector Guide (continued)

PART	PIN-PACKAGE	DATA RATE (Mbps)	I/O V _L STATE DURING SHUTDOWN	I/O V _{CC} STATE DURING SHUTDOWN	MULTIPLEXER FEATURE
MAX13102EEWX+	36 WLP** 3.06mm x 3.06mm	20	6k Ω to GND	High impedance	No
MAX13102EETL+	40 TQFN-EP* 5mm x 5mm x 0.8mm	20	6k Ω to GND	High impedance	No
MAX13103EEWX+	36 WLP** 3.06mm x 3.06mm	20	High impedance	High impedance	No
MAX13103EETL+	40 TQFN-EP* 5mm x 5mm x 0.8mm	20	High impedance	High impedance	No
MAX13108EEWX+	36 WLP** 3.06mm x 3.06mm	20	High impedance	High impedance	Yes
MAX13108EETL+	40 TQFN-EP* 5mm x 5mm x 0.8mm	20	High impedance	High impedance	Yes

Note: All devices are specified over the -40°C to +85°C operating temperature range.

+Denotes a lead-free/RoHS-compliant package.

*EP = Exposed pad.

**WLP bumps are in a 6 x 6 array.

TOP VIEW OF BOTTOM LEADS I/0 V_{CC}12 I/0 V_{CC}10 I/0 V_{CC}11 1/0 V_{CC}5 I/0 V_{CC}6 I/0 V_{CC}8 I/0 V_{CC}9 I/0 V_{CC}7 GND GND 30 29 28 27 26 24 23 22 21 25 I/0 V_{CC}13 I/0 V_{CC}4 31 20 I/0 V_{CC}14 I/0 V_{CC}3 19 32 I/0 V_{CC}2 I/0 V_{CC}15 18 33 I/0 Vcc16 I/0 V_{CC}1 17 34 Vcc V_{CC} 16 35 MA131018E VI 15 V_{L} 36 14 I/O V_I 16 I/0 V_L1 37 I/0 V_L2 13 I/O V_L15 38 *EP I/0 V_L3 39 12 I/0 V_L14 I/0 VL4 I/O V_I 13 40 11 6 7 8 9 10 2 3 4 5 ! 1 ! 1/0 VL6 1/0 VL7 1/0 VL8 1/0 VL9 1/0 VL10 1/0 VL5 //0 VL11 1/0 VL12 MULT GND * EXPOSED PAD CONNECTED TO GROUND TQFN

Pin Configurations (continued)

Pin Configurations (continued)



Typical Operating Circuit



PROCESS: BiCMOS

Package Information

Chip Information

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.	
36 WLP	W363A3-1	<u>21-0024</u>	
40 TQFN-EP	T4055-1	<u>21-0140</u>	

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
2	8/06	Release of the MAX13101EETL+	_
3	6/08	Changed UCSP to WLP packaging	1, 2, 9, 10, 11, 16, 17, 18, 19
4	7/13	Removed MAX13101EEWX from data sheet	1



Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

Maxim Integrated 160 Rio Robles, San Jose, CA 95134 USA 1-408-601-1000

Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.