







16A TRIACs





BTB16 - 600/800/1200

TO-220 Non Insulated Plastic Package

BTB16 Series Triacs, with high ability to withstand the shock loading of large current, provide high dV/dt rate with strong resistance to electromagnetic interface. With high commutation performances, 3 Quadrants products especially recommended for use on Inductive Load.

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Repetitive Peak Off-State Voltage (Tj=25°C)	V_{DRM}	600 / 800 / 1200	V
Repetitive Peak Reverse Voltage (Tj=25°C)	V_{RRM}	600 / 800 / 1200	V
Non Repetitive Surge Peak Off-State Voltage	V_{DSM}	V _{DRM} + 100	V
Non Repetitive Peak Reverse Voltage	V _{RSM}	V _{RRM} + 100	V
RMS On-State Current (T _C = 107°C)	I _{T(RMS)}	16	Α
Non Repetitive Surge Peak On-State Current (Full Cycle, f = 50MHz)	I _{TSM}	160	А
l ² t Value For Fusing (tp=10ms)	l ² t	128	A ² s
Critical Rate of Rise of On-State Current (I _G = 2 X I _{GT})	dl/dt	50	A/μs
Peak Gate Current	I _{GM}	4	А
Average Gate Power Dissipation	P _{G(AV)}	1	W
Peak Gate Power	P _{GM}	5	W
Storage Junction Temperarure Range	T _{STG}	-40 to +150	°C
Operating Junction Temperarure Range	TJ	-40 to +125	°C

THERMAL RESISTANCE

Maximum Thermal Resistance Junction to case	R _{th(j-c)}	1.2	°C/W
---	----------------------	-----	------







ELECTRICAL CHARACTERISTICS (Tj = 25°C unless otherwise specified)

Quadrants I - II - III (V_{DRM} / V_{RRM} : 600/800V)

	TEOT		OHADDA	VALUES BTB16 - 600 /800				UNIT
PARAMETER	TEST CONDITION	SYMBOL	QUADRA NT					
	CONDITION		IN I	BW	CW	SW	TW	
Gate Trigger Current	$V_{D} = 12V, R_{I} = 33\Omega$	I _{GT}	1 - 11 - 111	< 50	< 35	< 10	< 5	mA
Gate Trigger Voltage	VD-12V, INL-3352	V _{GT}	1 - 11 - 111	BTB16 - 600 /800 BW CW SW TW < 50 < 35 < 10 < 5 <1.3 >0.2 < 70 < 50 < 30 < 15 < 80 < 60 < 40 < 20 < 60 < 40 < 25 < 15		V		
Off-State Gate	V _D =V _{DRM} , Tj=125°C,	V_{GD}	1 - 11 - 111	>0.2			V	
Voltage	$R_L = 3.3K\Omega$	V GD			70			V
Latching Current	l _G =1.2 X l _{GT}	Ι _L	I - III	< 70	< 50	< 30	< 15	mA
Latering Garrent	10 112 7 101	*L	II	< 80	< 60	< 40	< 20	1117 (
Holding Current	I _T = 100mA	lΗ		< 60	< 40	< 25	< 15	mA
Critical Rate of Rise of Off-State Voltage	$V_D = 2/3 V_{DRM}$, Gate Open, Tj=125°C	dV/dt		> 1000	> 500	> 200	> 100	V/μs

Quadrant IV (VDRM / VRRM : 600/800V)

	TECT		CHADDA	VALI	JES	
PARAMETER	TEST CONDITION	SYMBOL	SYMBOL QUADRA NT	BTB16 -	600 /800	UNIT
	CONDITION		INI	В	С	
Gate Trigger Current		lo-	I - II - III	< 50	< 25	mA
Cate migger Current	$V_D=12V$, $R_L=33\Omega$	I _{GT}	IV	< 70	< 50	ША
Gate Trigger Voltage		V _{GT}	ALL	<1	V	
Off-State Gate	V _D =V _{DRM} , Tj=125°C,	V_{GD}	ALL	>0.2		V
Voltage	$R_L = 3.3 K\Omega$	V GD	ALL	70	.2	V
Latching Current	lg=1.2 X lgт	IL.	I - III - IV	< 70	< 50	mA
Latering Current	IG-1.2 X IG	"L	II	< 100	< 80	
Holding Current	I _T = 100mA	Ін		< 60 < 40		mA
Critical Rate of Rise of Off-State Voltage	V _D = 2/3 V _{DRM} , Gate Open, Tj=125°C	dV/dt	dV/dt	> 500	> 200	V/µs







Quadrants I - II - III (V_{DRM} / V_{RRM} : 1200V)

	TEST		QUADRA	VALUES	
PARAMETER	CONDITION	SYMBOL	NT	BTB16 - 1200	UNIT
Gate Trigger Current	$V_{D} = 12V, R_{I} = 33\Omega$	lgт	I - II - III	< 50	mA
Gate Trigger Voltage	VD=12V, IX[=0032	V _{GT}	1 - 11 - 111	<1.5	V
Off-State Gate Voltage	$V_D=V_{DRM}$, $Tj=125$ °C, $R_L=3.3$ K Ω	V_{GD}	1 - 11 - 111	>0.2	٧
Latching Current	l _G =1.2 X l _{GT}	ΙL	I - III < 70	< 70	mA
Latering Current	IG=1.2 X IG	'L	II	< 90	ША
Holding Current	I _T = 100mA	lн		< 60	mA
Critical Rate of Rise of Off-State Voltage	$V_D = 2/3 V_{DRM}$, Gate Open, Tj=125°C	dV/dt	dV/dt	> 1500	V/μs

STATIC CHARACTERISTICS

	TEST SOUDITION			VALUE			
PARAMETER	TEST CONDITION	SYMBOL			BTB16		UNIT
				600	800	1200	
On-State Voltage	I _{TM} =22.5A, tp=380μs	V_{TM}	T _J =25°C		<1.5		V
Off-State Leakage Current	V _D = V _{DRM} ,	I _{DRM}	T _J = 25°C	< 5	<5	<10	μΑ
On-State Leakage Current	$V_R = V_{RRM}$	I _{DRM}	T _J = 125°C	<2	<2	<1	mA





CHARACTERISTICS CURVES

FIG.1 Maximum power dissipation versus RMS on-state current




FIG.3: Surge peak on-state current versus number of cycles




FIG.5: Non-repetitive surge peak on-state current for a sinusoidal pulse with width tp<20ms, and corresponging value of I²t (dI/dt < 50A/µs)




FIG.2: RMS on-state current versus case temperature




FIG.4: On-state characteristics (maximum values)





FIG.6: Relative variations of gate trigger current, holding current and latching current versus junction temperature










TO-220 PACKAGE OUTLINE AND DIMENSION



			Dime	ensions		
Ref.		Millimete	rs		Inches	X:
2	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	4.40		4.60	0.173		0.181
В	0.61		0.88	0.024		0.035
С	0.46		0.70	0.018		0.028
C2	1.21		1.32	0.048		0.052
C3	2.40		2.72	0.094		0.107
D	8.60		9.70	0.339		0.382
Е	9.60		10.4	0.378		0.409
F	6.20	4	6.60	0.244		0.260
G		2.54			0.1	
Н	28.0		29.8	1.102		1.173
L1	-	3.75		-	0.148	
L2	1.14		1.70	0.045		0.067
L3	2.65		2.95	0.104		0.116
V1		45°			45°	







Customer Notes

Component Disposal Instructions

- CDIL Semiconductor Devices are RoHS compliant, customers are requested to please dispose as per prevailing Environmental Legislation of their Country.
- 2. In Europe, please dispose as per EU Directive 2002/96/EC on Waste Electrical and Electronic Equipment (WEEE).

Disclaimer

The product information and the selection guides facilitate selection of the CDIL's Semiconductor Device(s) best suited for application in your product(s) as per your requirement. It is recommended that you completely review our Data Sheet(s) so as to confirm that the Device(s) meet functionality parameters for your application. The information furnished in the Data Sheet and on the CDIL Web Site/CD is believed to be accurate and reliable. CDIL however, does not assume responsibility for inaccuracies or incomplete information. Furthermore, CDIL does not assume liability whatsoever, arising out of the application or use of any CDIL product; neither does it convey any license under its patent rights nor rights of others. These products are not designed for use in life saving/support appliances or systems. CDIL customers selling these products (either as individual Semiconductor Devices or incorporated in their end products), in any life saving/support appliances or systems or applications do so at their own risk and CDIL will not be responsible for any damages resulting from such sale(s).

CDIL strives for continuous improvement and reserves the right to change the specifications of its products without prior notice.



CDIL is a registered Trademark of
Continental Device India Pvt. Limited
C-120 Naraina Industrial Area, New Delhi 110 028, India.
Telephone + 91-11-2579 6150, 4141 1112 Fax + 91-11-2579 5290, 4141 1119
email@cdil.com www.cdil.com
CIN No. U32109DL1964PLC004291